Jump to content

KVM2007

Members
  • Posts

    3
  • Joined

  • Last visited

KVM2007's Achievements

Newbie

Newbie (1/14)

0

Reputation

  1. The cause of the problem remained unknown, but the error was resolved. Pin 4 ST10F269-Q3 used as CS3 keeps the low level all the time (CS3 - good. If I raise the pin 4 then it takes the High level in the Reset state). This causes a bus conflict. Disabling pin 3 74ACT125-1 eliminated the conflict. But the unknown source of the signal coming to pin 2 is now excluded from operation. I couldn't find this source. What now does not work remains unknown, but there are no errors.
  2. Thank you, but we have very little time before the race and we will not have time to prepare the car. We are from Georgia (not US state). I will try to carefully analyze the SPI bus
  3. The reason for the repair was the lack of ADC TLC2543 readings. In the circuit highlighted in red was a positive signal overload of an unidentified source. I could not find any other connections to this circuit. After raising the pins of the chips on the PCB, the ADC work was normalized, but there was a specified error. I don't know which nodes hardware block 1 belongs to and where else to look for the source of the problem. If anyone has access to the schematic diagram, please check if the chain is highlighted in red in another connection somewhere else, or is it a defect of the PCB.
×
×
  • Create New...